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AbstrO£t- Stochastic logic is based on digital pro· 
cessing of a random pulse stream, where the informa~ 
tion is codified as the probability of a hlgh level in 
a finite sequence~ The probability of the pulse stream 
codifies a continuous time variable. Subsequently, this 
pulse stream can be digitally proeessed to perfonn 
analog operatiO'nL In this paper we propose a stochas· 
tic approach to the digital implementation of complex 
oontroDers. This is approach allows for the realiza.. 
tion of the contron"", and AID and DlA converters 
within a digital programmable device,leading to sim-
ple circuit implementations. A practical reali:mtion of 
a classical pm and nonlinear dissipative controllers 
for the series swithehing power resonant converter is 
presented. 
I. INTRODUCTION 
Modern control theories is improving the dy-
namical behavior of our industrial systems. 
However, in many cases they lack of a simple 
physical realization. Thus, in practice, the bene-
fits of new controllers are not applied as classical 
controllers are cheaper to implement. Only in 
a very limited number of practical applications, 
the use of a complex electronic control circuit is 
justified. 
Stochastic systems make pseudo analog op-
erations using stochastically coded pulse se-
quences [1], [2]. Information is represented by 
the statistical mean value of a pulse sequence. 
In binary logic, it is codified as the probability 
of taking a "high" level. The easiest method of 
generating such sequence is through a random 
number generator. The value stored in a register 
is compared with a random number generator. 
If the random number generator is less or equal 
than the register value, the output of the com-
parator is set to a high level. Otherwise, a low 
level is set. In Fig. 1, the digital to stochastic 
conversion scheme is shown. Equation (1) give 
us the probability of an output high level. 
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Fig. 1. Digital to stochastic conversion. 
a consequence, the stochastic computing tech-
uique introduces errors in the form of variance 
when we attempt to estimate the number from 
the sequence. 
This kind of representation leads to very sim· 
pIe computational circuits, as it will be shown in 
the next section. All this circuits features that 
they are digitally implemented. The basis of the 
stochastic signal processing theory that it is in-
cluded in this work has been formulated some 
decades ago [lJ, although some improvements 
are included in Our work. The reason why they 
are now becoming a practical solution to indus-
try implementation of analog circuits is the ap-
pearance of high density digital programmable 
devices, that allows the realization of large digi-
tal circuits and their interfaces within the same 
integrated circuit [31. In this paper a set of basic 
stochastic circuits are introduced together with 
a design procedure of this kind of circuits. Fi-
nally, the stochastic realization of a nonlinear 
dissipative controllers fur the series resonant 
converter is included as an example to illustrate 
this novel approach. 
II. STOCHASTIC LOGIC 
A. Arithmetic Operations 
The two most common arithmetic operations 
on stochastic signals are multiplication and 
summation, showed in Fig. 2. Assuming that 
two stochastic signals are stochastically uncor-
P( Output =" I") = _D_i=-9'_' tal-o-V_al_ue_ 
2n 
(1) related, the product of both oftham can be com-
puted by a singie AND gate. Summation is a 
more difficult operation to perform. The sim-
plest way is to use wired OR summation [4], 
but it is a non linear scheme: as the probability 
A probability can not be exactly measured 
but only estimated as the relative frequency of 
''high" levels in a long enough sequence. As 
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Fig. 2. Stochastic multiplication and summation. 
of "high" levels increase, pulse overlap also in-
creases, and the summation saturates gradually 
(figure 2b). Nevertheless, for low pulse densi-
ties, this approach is enough accurate. Another 
way to realize an exact summation is aggregat-
ing pulses in a counter. Other techniques to per-
form summation are described in [5J, [6], [7J. 
Digitally, integration is performed by a 
counter. It has been proved [8] that a n bit 
counter working at a clock frequency f. is equiv-
alent to a pure analog integrator with time con-
stant 2n l f, 
B. Digital to Stochastic and Stochostic to digital 
Conversions 
To recover the value of the probability, the 
stochastic pulse stream must be integrated to 
obtain its mean value. Digitally, integration is 
performed by a counter. A low pass RC filter is 
well suited to recover the analog value of this 
probability, that is, to perform the stochastic to 
analog conversion (9J. 
A digital to stochastic converter is well known 
in the literature and has been extensively used 
from the beginning of stochastic computation 
[10J,[l1J,[12]. An analog to digital based on 
stochastic logic has been also developed in [13J. 
Also an analog random signal generator [14] 
may be used, but we propose a mixed ana-
log/digital approach to this conversion, using 
a generalization of the first order system de-
scribed before. In Fig. 3 there is a basic scheme 
for this conversion. The analog input signal Vi (t) 
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Fig. 3. Analog to stochastic conversion, 
is compared with the stochastic pulse sequence 
integrated with simple RC integrating circuit. 
The output of the comparator is a PWM repre-
sentation of the input signal, that is time inte-
grated with the up/down counter. This struc-
ture is similar to the stochastic first order SYS-
tem, but with an external analog comparator 
that leads to a PWM representation of inform a-
tion, instead of an error signal proportional to 
the input difference. 
III. STOCHASTIC CIRCUIT DESIGN 
PROCEDURE 
Once the basic stochastic building blocks are 
characterized, more complex circuits can be de-
veloped, following the nest steps: 
1. Determination of Sealing Jiilctors. The main 
design constraint that stochastic variables must 
agree is that the should take values within [0,1]. 
Therefore, appropriate scaling factors should 
be determined for any variable. Notice that, 
on the other hand, all variables are inherently 
bounded, even under exceptional functional con-
ditions, thus ensuring a secure response of the 
stochastic circuit. 
2. Determination of integration circuits clock 
frequency. The location of constants and ad-
ditions/substractions previous to the integra-
tors can be done algebraically manipulating 
the mathematical equations. Placing constants 
previous to the integrators is appropriate be-
cause constant larger than unity can be imple-
mented using integrator's constant. Besides, de-
spite of existing substration stochastic logic cir-
cuits [151, it is preferable to aggregate positive 
values in the incremental input signals of coun-
ters, while negative signals are aggregated in 
the decremental one. 
3. Selection of LFSRs. The determination of a 
set of LFSRs (linear feedback shift register) as 
the random number generator to perform digital 
to stochastic conversion should be done to gener-
ate stochastic pulse streams as uncorrelated as 
possible. Otherwise, the stochastic signal pro-
cessing would loose accuracy. This can be done 
using a set of LFSRs with the same feedback, 
but using seeds corresponding to pseudo ran-
dom numbers generated with a sufficiently large 
number of clock cycles. 
IV. SERIES RESONANT CONVERTER MODEL 
Considering the Series Resonant Converter 
(SRC) circuit shown in Fig. 4. This circuit is fed 
by a bipolar square signal whose amplitude is in 
most of the cases constant, remaining the com-
muting frequency as the only accessible control 
input. The system is a cascade connection of two 
subsystems. The first one, the tank circuit, is fud 
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with a modulated signal and whose states are 
not available for measurement. The second sub-
system acts as a detector of the inductor current 
amplitude, which is the only useful information 
coming from the first subsystem. Using harmon-
ics approximation, the discontinuous system can 
be simplified to a static nonlinearity in cascade 
with an output passive filter. 
A state space model of the system can be ob-
tained from Kirchoff's voltage and current laws 
[18] 
• 
c, Vo 
T 
Fig. 4. C:i:reuit sehematic of a series resonant converter 
Ldh == 
dt 
C dvo = iL dt 
C dVo = 0di" abseiL) - Vo - Io R (3) 
where iL is the input inductor current, Vo is the 
series capacitor voltage and 110 is the output volt-
age supplying the load. L and C are the induc-
tance and capacitance in the resonant tank, re-
spectively. Co is the capacitance of the output 
filter and R is the output load. It has been as-
sumed that viet) signal has been implemented 
as Viet) V,sign(sin(ut)), with V; a constant 
value that represents the source amplitude and 
u the switching frequency generated by the con-
trol system. In our study, the following converter 
parameters has been chosen: L = O.9059mH, 
C == 130J.!F and Co = 2400J.!F. 
V. STOCHASTIC PID CONTROLLER FOR 
RESONANT CONVERTER 
A classical PID controller for the previous SRC 
has been designed, and its parameters have 
been adjusted by simulation. In Fig. 5 the digi-
tal realization of the stochastic circuit is shown. 
It is composed by to blocks: (a) in Fig. 5 rep· 
resents the integral of the difference between 
VreJ and Yo. Both input signals are normal· 
ized using a maximum value Vm SOY. The 
digital value Vref is transformed in a stochastic 
pulse stream, indicated by a number in circl~. 
V 0 is feedback using a sigma-delta stochastic 
AID converter. The.integrator's constant is im-
plemented simply dividing the clOck frequency of 
the counter. (b) in Fig. 5 generates the switching 
signal from the semi period T /2 calculated in the 
previous block. The main digital clock frequency 
is 18MHz. 
A Simulation results 
Fig. 6 shows the start-up and a 511 to 10n load 
change response, including the output voltage 
of the resonant converter when using the theo-
retical and the PlD stochastie controllers. Also 
other test were performed, an theoretical and 
stochastic circuits behaviour were very similar 
in all cases. 
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Fig. 6. Response of the resowmt converter for the theoretical 
and PID stochastic controllers 
VI. STOCHASTIC PASSIVITY-BASED 
CONTROLLER FOR RESONANT 
CONVERTER 
Passivity-based control techniques have been 
shown to be rather useful in several unre-
lated electrical and mechanical engineering con-
trol problems, such as synchronous and asyn-
chronous induction motor, robotic manipulator 
systems and dc-to-dc power converters (see Or-
tega et al [16] for a complete revision of all this 
topiCS). 
A new control technique for a SRC was pro-
posed in [17]. The control was obtained by in-
corporating the passivity based controller design 
methodology embedded with an adaptive law to 
estimate the unknown resistive load showing an 
excellent -performa:n.ce. This control technique is 
summarized in the following set of differential 
equations: 
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Fig. 5. Digital realization of the PID controller using stochastic logic 
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TABLET 
SCALING FACTORS FOR CON'I'ROLLER'SVARlABLES 
II.est = 
7rVref gest (4) 
4 
GoVQd 4 = -ILest - gestVod (5) 
7r 
gest = -,),Vod(V;, - Vod) (6) 
Diy = V:-V~ (7) 
trILest 
1.1 = 2,fi5F) (8) 
gest = -,),Vod(Va - VQd) (9) 
where geBt is the estimate for 1/ R, Vre, is the 
output voltage reference, Rl is a damping con-
stant in the error Yo - Vod and')' is a control con-
stant. 
A Stochastic Controller Design 
The set of equations 4-9 should be imple-
mented by applying the procedure described in 
section III. 
According to definitions and simulations, the 
maximum values of variables given in Table I 
have been chosen as scaling factors. The appli-
cation of this scaling factors lead to the fbllowing 
set of normalized equations: 
I LFSR# value 
.-
f--- 0 1 
1 458 
2 756 
~. 708 1 4 848 f---- 5 575 L..-..:::" TABLElI 
INi-rIAL VALUES OF LFSRs 
gest = ')'V,:, J - (V V - G
m 
Vo• Vo - •• )Iit (10) 
v.2 v2 -2 Div 
-
m 8 - Vod 
".2 P Dm.t;, ILest 
it = 
.j2D",,; . 
--- Dw 
Urn 
where (.) represents per unit variable. 
As a digital clock frequency of 18MHz, and 
a 1O-bit resolution has arbitrary been chosen 
it can be determined the integrator's clock fre: 
q~~ncy ratios. In our case, instead of dividing 
digttal clock frequency, it has been increased the 
number of bits in the counters. More precisely, 
the integrator counters gest and Vad have 18 
and 19 bits respectively, but only the 10 MSBs 
are considered in the digital to stochastic con-
version. As a result, the digital circuit depicted 
in Fig. 7 is achieved. Finally, it has been defined 
a set of LFSRs, all with the feedback polyno-
mial given by equation 11, where /I represents 
an XOR logic function, and seeds of Table II. 
QIO = Q1/\ Q,/\ Q3 /I Q,/\ Q. /I Q1 (11) 
A number X in circle represents a digital to 
stochastic conversion using LFSR number X 
and a comparator, as it is depicted in Fig. l. 
It should be remarked that blocks (d) and (el 
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Fig. 7. Digital realization of the passivation controller using stochastic logic 
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in Fig. 7 correspond to the division and square 
root functions respectively. It can be easily ver-
ified that it is accomplished by using the nega-
tive feedback of their inverse functions (multi-
plication and square). Circuit (f) generates the 
switching signal of "i(t) by converting the digi-
tally codified value of the frequency to one half 
of the period, thus generating the frequency-
variable squared switching signal named TRIG-
GER. It is remarkable than only some counters, 
digital comparators and auxiliary logic is needed 
to implement the controller. 
B. Simulation results 
In order to verify the previous design. both 
controllers, the stochastic one and its theoret-
ical formulation, have been compared using a 
passivation model of the series resonant con-
verter. Again, Fig. 8 shows the start-up re-
sponse, including the output voltage of the res-
onant converter when using the theoretical and 
the stochastic controllers and a load change of 
the same values than in the PID controller sim-
ulation. The converter response is faster and 
presents a lower over-voltage than the response 
obtained with the PID controller. 
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Fig. 8. Start-up response of the resonant converter for the 
theoretical and stochastic passivity-based controllers 
VII. CONCLUSIONS 
The use of stochastic logic to implement ana-
log controllers provides a set of very simple cir-
cuits that can be digitally implemented. As a 
result, the implementation of a continuous time 
system using digital circuits and their interfaces 
is achieved. As an examples, the stochastic im-
plementation of a classical PID and a passivity-
based controllers are included. This approach to 
complex controller designs allows a low area cost 
implementation in programmable devices and 
can be applied to develop embedded systems [19] 
that process digitally an analog information. 
This approach also simplifies the programma-
bility of the controllers in a networked environ-
ment using dynamic device programming. 
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